View Article
A Process-Variation Aware Technique for Tile-Based, Massive Multicore Processors
Friday, January 08, 2010 - 04:20 AM - 8 months ago - Computer Science - Computer Architecture Letters - IEEE
Process variations in advanced nodes introduce significant core-to-core performance differences in single-chip multi-core architectures. Isolating each core with its own frequency and voltage island helps improving the performance of the multi-core architecture by operating at the highest frequency possible rather than operating all the cores at the frequency of the slowest core. However, inter-core communication suffers from additional cross-clock-domain latencies that can offset the performance benefits. This work proposes the concept of the configurable, variable-size frequency and voltage domain, and it is described in the context of a tile-based, massive multi-core architecture.
(c) 2000-2010 NanotechClearinghouse.com
- Terms of use | Privacy Policy | Accessibility Statement -
You have reached the internet site of Nanotech Clearinghouse .com, a site focused on Nanomaterials, Nanotechnology, Nano Science, and related research and product developmnent. Please enjoy the searchable archive of news related to the industry. We hope you will take the time to share your experience in the nano technology field. Please provide first hand commentary within your area of expertise!
Secure the internet for your kids for free.
Commentary